// Copyright 2015, ARM Limited
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// * Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
// * Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
// * Neither the name of ARM Limited nor the names of its contributors may be
// used to endorse or promote products derived from this software without
// specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS CONTRIBUTORS "AS IS" AND
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// ---------------------------------------------------------------------
// This file is auto generated using tools/generate_simulator_traces.py.
//
// PLEASE DO NOT EDIT.
// ---------------------------------------------------------------------
#ifndef VIXL_SIM_FCVTAS_WD_TRACE_A64_H_
#define VIXL_SIM_FCVTAS_WD_TRACE_A64_H_
const int32_t kExpected_fcvtas_wd[] = {
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(1),
INT32_C(1),
INT32_C(1),
INT32_C(1),
INT32_C(1),
INT32_C(2),
INT32_C(10),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(2147483647),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
-INT32_C(1),
-INT32_C(1),
-INT32_C(1),
-INT32_C(1),
-INT32_C(1),
-INT32_C(2),
-INT32_C(10),
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
INT32_C(0),
INT32_C(0),
INT32_C(0),
-INT32_C(2147483647) - 1,
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(2147483647),
INT32_C(0),
INT32_C(1),
INT32_C(1),
INT32_C(1),
INT32_C(1),
INT32_C(1),
INT32_C(1),
INT32_C(1),
INT32_C(1),
INT32_C(1),
INT32_C(1),
INT32_C(1),
INT32_C(1),
INT32_C(1),
INT32_C(1),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
-INT32_C(2147483647) - 1,
INT32_C(0),
-INT32_C(1),
-INT32_C(1),
-INT32_C(1),
-INT32_C(1),
-INT32_C(1),
-INT32_C(1),
-INT32_C(1),
-INT32_C(1),
-INT32_C(1),
-INT32_C(1),
-INT32_C(1),
-INT32_C(1),
-INT32_C(1),
-INT32_C(1),
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(0),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647) - 1,
-INT32_C(2147483647),
INT32_C(2147483646),
INT32_C(2147483646),
INT32_C(2147483646),
INT32_C(2147483646),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
INT32_C(2147483647),
};
const unsigned kExpectedCount_fcvtas_wd = 207;
#endif // VIXL_SIM_FCVTAS_WD_TRACE_A64_H_